Transurfing Volatility

Sign in Subscribe

Yiji

Seoul, South Korea

Vera Rubin Decoded Pt. 5 | Rack Power and the Networking Fabric

Vera Rubin Decoded Pt. 5 | Rack Power and the Networking Fabric

Where to Read What — Series Map Part Title Scope 1 Platform Framing & Architecture Map Blackwell → Rubin platform thesis, headline specs 2 Rubin GPU — Engineering Deep Dive Process node, SMs, HBM4, NVLink-C2C, package, CPX + Groq 3 LPX 3 Vera CPU & the Networking Silicon Family Vera CPU, NVLink 6

Vera Rubin Decoded Pt. 4 | Rack Assembly - Trays, PCB, and Cooling

Vera Rubin Decoded Pt. 4 | Rack Assembly - Trays, PCB, and Cooling

Where to Read What — Series Map Part Title Scope 1 Platform Framing & Architecture Map Blackwell → Rubin platform thesis, headline specs 2 Rubin GPU — Engineering Deep Dive Process node, SMs, HBM4, NVLink-C2C, package, CPX + Groq 3 LPX 3 Vera CPU & the Networking Silicon Family Vera CPU, NVLink 6

Vera Rubin Decoded Pt. 3 | Vera CPU & the Networking Silicon Family

Vera Rubin Decoded Pt. 3 | Vera CPU & the Networking Silicon Family

Where to Read What — Series Map Part Title Scope 1 Platform Framing & Architecture Map Blackwell → Rubin platform thesis, headline specs 2 Rubin GPU — Engineering Deep Dive Process node, SMs, HBM4, NVLink-C2C, package, CPX + Groq 3 LPX 3 Vera CPU & the Networking Silicon Family (this part) Vera CPU,

Vera Rubin Decoded Pt. 2 | Rubin GPU - Engineering Deep Dive

Vera Rubin Decoded Pt. 2 | Rubin GPU - Engineering Deep Dive

Where to Read What — Series Map Part Title Scope 1 Platform Framing & Architecture Map Blackwell → Rubin platform thesis, headline specs 2 Rubin GPU — Engineering Deep Dive (this part) Process node, SMs, HBM4, NVLink-C2C, package, CPX + Groq 3 LPX 3 Vera CPU & the Networking Silicon Family Vera CPU,

Vera Rubin Decoded Pt. 1 | Platform Framing & Architecture Map

Vera Rubin Decoded Pt. 1 | Platform Framing & Architecture Map

Where to Read What — Series Map Part Title Scope 1 Platform Framing & Architecture Map (this part) Blackwell → Rubin platform thesis, headline specs 2 Rubin GPU — Engineering Deep Dive Process node, SMs, HBM4, NVLink-C2C, package, CPX + Groq 3 LPX 3 Vera CPU & the Networking Silicon Family Vera CPU,

On the Bessent-Warsh Regime Pt. 3 | Failure Modes and Tentative Conclusions

On the Bessent-Warsh Regime Pt. 3 | Failure Modes and Tentative Conclusions

* Part 1 laid out the regime itself and its prerequisite, and Part 2 covered the oil-lag transmission channels that test the prerequisite — along with the market's forward-repricing evidence. * Part 3 sets out the four specific cases through which the regime could break, and the tentative conclusion

On the Bessent-Warsh Regime Pt. 2 | Oil-Lag Residual and the Market's Forward Repricing

On the Bessent-Warsh Regime Pt. 2 | Oil-Lag Residual and the Market's Forward Repricing

* In Part 1, we established that the single point of failure for the Bessent–Warsh regime is the inflation path. * The most powerful variable that could put pressure on that path is the lagged passthrough of the February 28, 2026 oil shock. * Part 2 unpacks the four channels through which